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Abstract: Sensors fabricated from high resistivity, float zone, silicon material have been the basis
of vertex detectors and trackers for the last 30 years. The areas of these devices have increased
from a few square cm to 200 m2 for the existing CMS tracker. High Luminosity LHC (HL-LHC),
CMS and ATLAS tracker upgrades will each require more than 200 m2 of silicon and the CMS
High Granularity Calorimeter (HGC) will require more than 600 m2. The cost and complexity of
assembly of these devices is related to the area of each module, which in turn is set by the area
of the silicon sensors. In addition to large area, the devices must be radiation hard, which can be
achieved by the use of sensors thinned to 200 microns or less. The combination of wafer thinning
and large wafer diameter is a significant technical challenge, and is the subject of this work. We
describe work on development of thin sensors on 200mm wafers using wafer bonding technology.
Results of development runs with float zone, Silicon-on-Insulator and Silicon-Silicon bonded wafer
technologies are reported.
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1 Introduction
Particle Physics collider experiments are increasingly dependent on silicon diode detectors for
tracking, vertexing, and calorimetry. These detectors can provide precise position and energy infor-
mation and are sufficiently radiation hard for the challenging environment of the High Luminosity
LHC. ATLAS[2] and CMS[5] trackers at HL-LHC plan silicon tracking systems of ≈ 200m2 each.
The CMS high granularity calorimeter[4] plans a detector of 600m2 area tiled with planes of sensors
diced from 8" wafers. In addition silicon-based sensors are increasingly utilized for x-ray imaging
and other applications that will require large areas of sensors. Modern technologies such as 3-D
integration often can only be affordably implemented on larger wafers. These needs motivated us
to develop technologies to move sensor wafer fabrication from 6" to 8" wafers.
Sensors for high energy physics must have thin (100-300 micron) active regions for radiation
resistance and lowmass. Typical 200mmwafer processing equipment requires thicker (775micron)
material for automated handling and to limit breakage. These thick wafers must be thinned after
topside processing to the 100-300 microns needed for HEP detectors. Good sensor performance
with low leakage current requires a high quality backside contact. This requires a p+ or n+ implant
and associated annealing, metalization, and sintering. The standard high temperature annealing
process precludes the presence of topside metalization before the anneal. There are several possible
process solutions to this:
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• The topside can be completely patterned and oven-annealed, topside metalization deposited.
The wafer is then thinned, implanted and annealed using a laser that locally melts the backside
implanted region[10].
• The wafer can be implanted on front side, thinned, implanted on the back side, annealed, and
metal deposited and patterned on the front side. This involves handling and patterning a thin
wafer during the final steps.
• Use of alternative low temperature annealing processes such as microwave annealing[7][6].
• The sensor (float zone) wafer backside can be implanted, polished, then Silicon-on-Insulator
(SOI) bonded to a handle wafer for processing. After the topside process is complete the
backside handle and oxide are removed and an aluminum backside contact electrode is
deposited.
• The sensor wafer can be Silicon-Silicon (SiSi) bonded to a low resistivity handle wafer of
the same type. The topside can be thinned to the appropriate thickness, polished and fully
processed. The resulting stack can then be thinned to the required physical thickness. No
backside processing is necessary.
We have chosen to explore the last two technologies as part of a US SBIR-funded development
project aimed at production of large area, thinned, radiation hard silicon detector systems. The
initial runs used the Novati foundry in Austin, Texas and the final run used the NHanced foundry in
Morrisville, North Carolina.
2 Detector Requirements
This development was guided by the need for radiation hard detectors for Particle Physics. Designs
are driven by radiation induced effects, primarily "reverse annealing", which increases the acceptor
levels and therefore the depletion voltage with radiation, and the increase in leakage current[11].
These effects are mitigated bymaking the detectors thin and operating them at low temperature. The
detectors planned for HL-LHC trackers are based on n-on-p diodes thinned to a volume compatible
with acceptable signal to noise after irradiation. At the end-of-life the devices also must withstand
bias voltages up to 1000 volts. The CMS HGCAL application required only DC-coupled pad
sensors. Tracker sensors incorporate AC coupling capacitors and polysilicon bias resistors on the
microstrip sensors.
3 Process Development
The fabrication process is based on processes developed at SLAC and LBNL[9]. These processes
were adapted for the foundry process at NHanced and simulated using Silvaco tools[12] at Fermilab.
In total there were four runs, summarized in Table 1. The first run used bulk float zone wafers to
establish the overall process. Runs 2 and 3 used SOI stacked wafers and the last used SiSi wafer
stacks. Initial development runs were DC-coupled diodes processed using full thickness wafers.
For the float zone wafers the minimum final thickness was 500 microns due to the fragility of thinner
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Run Substrate Active/Physical
Thickness (µm)
Process Splits Date
1 FZ 725,500/725,500 DC p-stop, oxide 4/2015
2 SOI, FZ 200,500/700,500 DC p-stop, oxide 3/2016
3 SOI 275/275 AC p-stop,n+ 11/2017
4 SiSi 200/700 DC p-stop 3/2019
Table 1. Summary of process runs, substrates used and process splits. Oxide splits used either wet or dry
oxydation. P-stop splits varied the p-stop doping
wafers. The initial runs were used to understand leakage current and breakdown characteristics,
explore guard ring variants, and explore process splits such as p-stop dose and wet or dry oxidation.
These also helped to inform the development of design rules for subsequent fabrications. The third
run added AC coupling and polysilicon resistors.
The overall process flow for DC and AC coupled variants is given in table 2. An initial
sacrificial oxide is grown to getter out impurities. P-spray isolation was used in the first two runs
and p-stops in the others. Another sacrificial oxide layer is used to provide the mask for all of
the topside implants, providing good relative registration. The specific implants are then defined
by photoresist. The AC process includes steps to define the polysilicon resistors and coupling
capacitors. The relative alignment of the mask layers is better than 3 microns. Figure 1 shows the
result of a process simulation of the full AC/polysilicon process.
Figure 1. Result of a simulation of the full AC wafer fabrication process with the corresponding structures
on a typical silicon strip detector.
The SOI runs were fabricated with a 200 or 250 micron thick float zone device layer bonded to
a 500 micron thick handle layer with ≈ 1 micron of oxide separating the two layers. A thick float
zone wafer is backside implanted and then bonded to the handle. The wafer stack is annealed at
1200 deg. C. This anneal is also used to getter the sensor. After bonding the top wafer is polished
down to the final active thickness. The wafer stack front side is then processed normally. Run 2
used a DC-coupled process and wafers were delivered with the handle attached. These parts were
biased from the topside contacts. Topside contacts are acceptable for applications with moderate
radiation requirements. At high radiation exposures the resistivity of the topside contact increases
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Process steps DC AC Comments
Initial SOI, SiSi wafer preparation • • Implant (SOI), bond to handle
Grow/Remove gettering oxide • • Getter impurities
Blanket p-spray implant • Not used for runs 3,4
Grow masking oxide • •
Pattern n and p implants in SiO2 • • Oxide openings define n+ and p
Pattern and implant top • • n+, p-stop, p-edge
anneal • • Remove implant oxide
Grow final oxide • •
Dep/pattern/etch polysilicon •
Pattern/etch Capacitor Oxide • Remove oxide for AC coupling
Dep/pattern/etch capacitor • SiO2 − SiN − SiO2 dielectric
Pattern/etch contacts • Bias and resistor contacts
Dep/pattern/etch aluminum • • Top metal
Dep/pattern/etch passivation • • Top SiO2
Bond to top handle • Thinned SOI process
Remove back handle, etch BOX • Thinned SOI process
Deposit backside Al, remove handle • Thinned SOI process
Table 2. Summary of process flows for DC and AC runs
and may make topside bias connections problematic[3]. In run 3 a topside handle was attached,
the backside handle wafer was removed, and the SOI buried oxide (BOX) was etched away. The
backside was then metalized. In both cases standard float zone wafers were processed in parallel as
control samples.
The last run used a Silicon-Silicon (SiSi) bonded substrate. This consists of a high resistivity
wafer directly bonded to a low resistivity handle such that the interface is transparent to charge
carriers. This construction has the advantage that the ohmic backside contact is built-in as part of
the bonded wafer interface. It eliminates the pre-bonding backside implant step and the post process
backside handle removal and BOX etch steps needed for the SOI devices. The wafer simply needs
to be ground down to the desired physical thickness and aluminized. Silicon-Silicon bonding is,
however, a less well-established and controlled process.
4 Sensor and Test Structure Designs
A 200 mm wafer provides ample space for both test structures and prototype designs. For Runs 2
and 3 we included a variety of designs from the HEP and BES communities. These included strip
and pixel detectors for HEP and pixel sensors for x-ray imaging. We also included a variety of
test structures including pad diodes with guard ring variants, MOS test structures, Gate Controlled
Diodes (GCD), Van-Der Paw and bridge structures, and resistor and capacitor structures in the AC
run. Figure 2 shows the overall layout of the wafers. Full size (≈ 5 × 10cm) strip and macro-pixel
sensors intended as prototypes for the CMS tracker PS module were included in runs 2 and 3. Run
4 was dedicated to a prototype full-wafer CMS High Granularity Calorimeter design.
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Figure 2. Layouts for the three bonded wafer submissions.
5 Characterization Results
5.1 Depletion Voltage and Leakage Currents
Here we consider only the devices from Runs 2-4, which incorporated wafer bonding technologies.
The primary characterization tools were the ≈ 1 cm2 test structure diodes. Samples of these diodes
were VI and CV tested for several wafers in each run. Test structure diodes were IV tested to 600
or 800 V. Test structures with currents exceeding 10µA were considered to be in breakdown. We
found substantial variations in breakdown voltage within a wafer, especially in Run 2. This made it
difficult to establish statistically significant optimum values for the various process splits.
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Figure 3. 1/C2 vs Vbias of Run 2, 3 and 4 test diodes.
5.1.1 Run 2 Wafers
Run 2 consisted of SOI wafers with the backside handle wafer intact. The sensors on these wafers
had to be biased from the topside contact since the backside implant is not accessible. Diode CV
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tests showed a full depletion voltage of 60 ± 10 Volts (figure 3). The measured active thickness is
200 microns. The calculated effective doping concentration is 2.0 ± 0.3 × 1012/cm3.
The leakage current at full depletion ranged from 0.5 to 0.75 µA/cm3. The range of breakdown
voltage varied considerably from diode to diode within a wafer (figure 4). The devices processed
with dry oxidation and p-stop implant dose of 5×1011 had the best overall performance. In addition,
some devices were observed to have hysteresis in the breakdown voltage, with the breakdown usually
decreasing in subsequent iterations of the test. Devices with the single guard ring design generally
had higher breakdown voltages by ≈ 100 Volts with respect to the multi-guard designs tested.
5.1.2 Run 3 Wafers
Run 3 wafers were physically thinned and measured to have an active thickness of 250µm. These
depleted at 170 ± 15 Volts, giving an effective doping concentration of 3.2 ± 0.28 × 1012/cm3.
The average leakage current at full depletion ranged from 0.18 to 0.3 µA/cm3, considerably better
than the Run 2 structures. In general the breakdown voltage for these devices was higher and more
uniform than the Run 2 sensors (figure 4) and did not show hysteresis. We did not see a clear
systematic difference between the various n-implant and p-stop process splits.
5.1.3 Run 4 Wafers
Run 4 wafers were fabricated as a sandwich of low and high resistivity silicon. The high resistivity
active region was measured to be 200 microns thick. Depletion voltage for these sensors was 60±10
Volts (figure 3). The calculated doping concentration for the float zone layer is 2.0±0.3×1012/cm3.
The leakage current is shown in figure 4c. It is around 10µA/cm2 at 20V above depletion, roughly
a factor of 10 higher than the SOI devices. The test diodes also show a rapid increase in current
at 100-150 V, increasing to 0.1 mA at 500 V. The increase does not have the extremely sharp rise
characteristic of avalanche breakdown. This may be due to fields penetrating into the low resistivity
wafer and the bond interface, drawing current from defects in these regions.
Final investigation of the SiSi process was interrupted by the sale of the Novati foundry where
Runs 1-3 were fabricated. This required re-qualification of the process at the NHanced foundry in
North Carolina. The initial NHanced run (Run 4) had poor oxide quality and large leakage currents.
Therefore we were not able to fully qualify the SiSi process within the constraints of the R&D
program.
5.2 Surface and Interstrip/Pad Characteristics
Metal Oxide Semiconductor (MOS) test structure CV measurements are shown in figure 6. These
measurements provide indications of the overall surface quality, including oxide and interface
charges. The first three runs show distinct patterns. The first and third run show abrupt transitions
between depletion and accumulation regions, indicating good interface quality. The large slope in
the Run 2 CV curve is indicative of problems in the bulk-oxide interface. Run 1 had a large 6 Volt
flatband voltage, indicating significant oxide charge density. This was improved for Run 3, with a
2.7 Volt flatband voltage corresponding to an oxide charge density of 1.2 × 1011/cm2. The MOS
structures for the SiSi wafers in Run 4 did not show a clear distinction between the accumulation and
depletion regions in the MOS test structures. Therefore the oxide charge could not be determined.
This is an indication of a poor silicon bulk to oxide surface interface.
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Figure 4. One cm2 test diode current vs voltage characteristics for test diodes with a single guard ring for
wafers from Runs 2, 3 (SOI) and 4(SiSi). Note that the SiSi VI plot is on a log scale.
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Figure 5. Breakdown voltage distribution for Run 2 and 3 test diodes. The process splits are for various
values of the p-stop implant dose.
IV curves for Run 4 HGCAL pads were done by measuring the central (hexagonal) pad and
grounding the six surrounding pads. Three of the four wafers tested showed a large increase in
current, saturating the power supply, above a threshold of ≈ 300V. This appears to be due to
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poor inter-pad isolation causing charge to be collected on the six grounded outer pads from the
surrounding floating pads. This was verified by biasing the surrounding pads and measuring the
potential of the central pad. Initial interstrip resistance for the Run 4 test structures was measured
to be low, a few times 104 Ω. After full depletion the inter-pad resistance rose to 107 to 109 Ohms.
All other runs had inter-diode resistance exceeding 108 Ω.
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Figure 6. MOS CV curves for Run 1,2 and 3 test structures. Capacitance values are scaled to the maximum
value for each structure. Note the small range for the Run 2 structure. Run 4 structures did not yield a
meaningful CV curve.
5.3 AC Coupling Measurements
Run 3 included polysilicon bias resistors and AC coupling capacitors. The polysilicon structures
were implanted with a nominal phosphorous dose of 1×1015/cm2. The resistance of the polysilicon
resistors ranged from 750 to 1000 Ohms per square. Serpentine resistors on the CMS PS-s sensors
measured 207±4×103Ω, at the low end of the acceptable range for sensors of this type. AC coupling
capacitors were designed with both oxide and nitride layers. These capacitors were measured to
have a capacitance of 80.9±0.2 pF/cm. This is higher than the usual value of≈ 20 pF/cm, indicating
a thin oxide/nitride dielectric.
5.4 Irradiation Results
ARun 3 HGC half-sensor was included in an neutron irradiation run at the RINSC reactor in Rhode
Island. This run had an estimated 1 MeV neutron equivalent fluence of 1.2 × 1015 n/cm2. In
addition to the usual VI tests these devices were tested for charge collection with a 1064 nm laser
and transimpedance amplifier. An 200 mm semi-automatic probe station equipped with a thermal
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Figure 7. a) Current as a function of bias and temperature for an irradiated SOI HGCAL sensor. All curves
show a break at about 300 V. b)Number of events with signal beyond 3 σ of the pedestal for various sensor
temperatures for the HGCAL sensor in a. There is a rapid increase in noise in the same region
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Figure 8. Laser signal as a function of voltage for three values of detector temperature.
chuck was used. A seven pin probe card provided contact to the central pad of the hexagonal array
while maintaining ground potential in the six surrounding pads. Non-Gaussian wings (beyond 3 σ)
of the noise distribution were used as an indication of possible breakdown.
Voltage-current curves for the irradiated Run 3 sensor are shown in Figure 7a. The current
ratios are consistent with the standard temperature dependence of leakage current. Figure 7b shows
the number of events with signal beyond the 3 σ tails of the pedestal. There is a increase in noise in
the region between 200 and 300V. We note that this corresponds to a break in the leakage current
VI curves in that region. We conclude that there is a possible onset of breakdown in this region.
Laser test charge collection results for the Run 3 sensor are shown in figure 8. We believe
that the variation in charge collected with temperature is due to the temperature variation of the
absorption coefficient for infrared light at this wavelength[8][1]. The charge collection appears to
plateau at 600-700 Volts. The calculated in depletion voltage is ≈ 750 V for this fluence, including
an estimate of the annealing in the reactor during exposure.
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6 Conclusions
We have demonstrated the fabrication of 8" sensors with thin active regions using both SOI and
SiSi bonded wafers. SOI bonded wafers with the handle wafers removed (Run 3), provided the best
results, with acceptable leakage currents and improved breakdown voltage values and consistency.
This run also demonstrated AC coupling resistors and capacitors with acceptable characteristics.
A sample of Run 3 sensors were irradiated to 1.2 × 1015 n/cm2. These showed the expected
leakage current and depletion characteristics. Evidence was found for a non-Gaussian component
of the noise above 300 Volts. The SOI process worked well and is a viable candidate for future
development of sensors with thin active layers.
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